|
Senior Principal FPGA Design Engineer - Onsite Tucson, AZ - Phoenix Arizona
Company: Raytheon Location: Phoenix, Arizona
Posted On: 01/24/2025
Date Posted: 2024-12-17 Country: United States of America Location: AZ852: RMS AP Bldg M02 1151 East Hermans Road Building M02, Tucson, AZ, 85756 USA Position Role Type: Onsite At Raytheon, you have the opportunity to try new things and make a bigger difference across a broader end-to-end solution, a richer technology and product set, an expanded range of disciplines, a growing global footprint and a more diverse team of colleagues and customers. The Effector Digital Products (EDP) department develops electronics for our weapon system products. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing at RTX. What You Will Do In this role you will lead development of FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs commonly support the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers collaborate with circuit card designers and systems engineers to develop requirements, architecture, modeling of algorithms, partitioning, code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies. Design support is expected from requirements definition through production release. Design documentation and configuration management are required. - Lead FPGA-based systems architecture and design to include determination of parts, interfaces, and Concept of Operations (CONOPS). -Deliver quality releases from initial proof of concept through production
- Establish processes and operational plans for a project
- Independently drive projects and execute to program schedules on time and budget
- Lead large integrated or cross product teams on moderate to large multi-year programs
- Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improve an existing product
- Solve problems that are numerous and typically undefined where information is difficult to obtain
- Conduct extensive investigation to understand root cause of problems
- Communicate with parties within and outside of own function which includes customers, vendors, and executive leadership
- Translate system-level requirements into FPGA requirements
- Create documentation including requirements, verification plan, and user's guides
- Support internal and external process and technical reviews
- Implement strategies to help the functional organization The position is 100% ONSITE and located in Tucson, AZ Qualifications You Must Have Bachelor of Science in Electrical Engineering, Computer, or Computer Engineering Minimum of ten (10) years of applicable experience in FPGA design, verification, and integration to include the following:
- System level FPGA requirements specification and architecture development
- Ability to identify links and potential impact on projects, programs or systems
- Proposal experience to include basis of estimate generation, resource identification, and constraint-based program schedule planning
- Design hand-off for system requirements, configurable logic, software, mechanical analysis and tests
- Xilinx or Microsemi devices and flow tools The ability to obtain and maintain a US security clearance prior to the start date. U.S. citizenship is required as only U.S. citizens are eligible for a security clearance An advanced degree in a related field may be substituted for 2 additional years of experience Qualifications We Prefer Masters degree in Electrical Engineering, Computer or Computer Engineering FPGA design experience in the following areas:
|
|