Current Statistics
1,607,645 Total Jobs 333,747 Jobs Today 16,998 Cities 222,734 Job Seekers 146,858 Resumes |
|
|
![](/images/main_topleft.gif) |
|
![](/images/main_topright.gif) |
![](/images/main_left.jpg) |
Senior STA Engineer - San Jose California
Company: Arm Limited Location: San Jose, California
Posted On: 01/29/2025
Job Overview:Arm has formed a new group to develop outstanding silicon demonstrators based on Arm's IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm's ambition is to demonstrate industry outstanding performance by architecting, crafting, implementing, and fabricating innovative silicon chips.Responsibilities: - Owning full chip and block level timing closure throughout the entire project cycle for complex multi-instantiated designs.
- Handling timing constraints for functional and test mode at different logical hierarchical levels.
- Work closely with various multi-functional teams on resolving complex timing issues for major building blocks of complex SoCs.
- ECO generation at both block and top level, handshaking with team for timing/functional ECO implementation.
- Familiarity with IO interfaces and SOC bus protocols.Required Skills and Experience:
- Work experience of 6+ years in Timing convergence.
- Experience in industry standard STA tools and methodologies.
- Knowledge of timing corners/modes including DFT, process variations and signal integrity issues.
- Work experience on timing closure for multi power domain designs.
- Experience in collaborating across silicon engineering groups in your organization as well as with EDA vendors.
- Must have worked on constraints development and timing closure on 5nm or 3nm technologies.
- Strong Automation (Pert/Tcl/Python) and conversational abilities."Nice To Have" Skills and Experience:
- Masters in Electrical Engineering.
- Coding skills in Perl/Python or TCL or an equivalent language.
- Familiarity with synthesis, logic equivalence, DFT, CLP and backend related methodology and tools.
- Strong presentation skills.In Return:We are proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work together to defy ordinary and shape outstanding.
|
![](/images/main_right.jpg) |
![](/images/main_botleft.gif) |
![](/images/main_bot.gif) |
![](/images/main_botright.gif) |
|
|