![](/images/main_left.jpg) |
Design Verification Engineer - FPGA/ASIC - Independence Ohio
Company: Viasat Location: Independence, Ohio
Posted On: 01/26/2025
About us One team. Global challenges. Infinite opportunities. At Viasat, we're on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We're looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team. What you'll do At Viasat, you will be joining our talented and motivated team of systems engineers, design engineers, and design verification engineers developing cutting edge communications technology with a focus on high quality and time to market! As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. Over the span of a project, you may be asked to assist with design verification planning, development of test environments and test cases, hands-on debug with the design team, and ensuring quality via collection and analysis of coverage metrics. The day-to-day We work in a verification environment using current tools and methodologies such as UVM (Universal Verification Methodology) an emulation platform, and the UVMF (open source Siemens framework). What you'll need - Bachelor's or Master's degree in Electrical Engineering, Computer Science, Computer Engineering or a related field
- 3+ years of related experience
- Strong systemverilog experience
- Strong linux experience
- Python experience and skills
- Experience creating test plans for design verification
- Agent, environment and testbench development experience
- Good debugging skills
- Git/GitHub experience
- Demonstrated ability to work well in a team environment
- Demonstrated communication skills to inform and influence peers and supervisors
What will help you on the job |
![](/images/main_right.jpg) |